Skip to content

eSim Semester Long Internship - Autumn 2026 - Task 7 PCB Design - #25

Open
devakumar18dk-spec wants to merge 4 commits into
FOSSEE:mainfrom
devakumar18dk-spec:main
Open

eSim Semester Long Internship - Autumn 2026 - Task 7 PCB Design#25
devakumar18dk-spec wants to merge 4 commits into
FOSSEE:mainfrom
devakumar18dk-spec:main

Conversation

@devakumar18dk-spec

Copy link
Copy Markdown

ESP32-C3 Wide-Input Development Board – Task 07

Overview

This pull request contains my submission for Task 07 – PCB Designing using eSim as part of the FOSSEE Semester-Long Internship – Autumn 2026.

I designed a custom ESP32-C3-based wide-input development board using the eSim/KiCad PCB design workflow.

Key Features

  • 7–24V DC wide-input power supply

  • Reverse-polarity protection using a P-channel MOSFET

  • Input transient protection

  • 7–24V to 5V synchronous buck conversion

  • 5V to 3.3V LDO regulation

  • ESP32-C3-WROOM-02 as the main controller

  • USB-C interface for communication/programming

  • USB ESD protection

  • Dedicated EN reset and IO9 boot controls

  • 32.768 kHz RTC crystal interface

  • Two 8-pin GPIO expansion headers

  • Decoupling and filtering for stable power delivery

  • PCB layout designed with power and signal integrity considerations

    Design Flow

The overall power architecture is:

7–24V DC → Input Protection → 5V Buck Converter → 3.3V LDO → ESP32-C3

The schematic was designed by dividing the board into functional blocks for power, protection, USB, control, RTC, and GPIO expansion. The PCB layout was then developed with particular attention to the buck converter switching loop, component placement, USB differential signals, and sensitive RTC circuitry.

   Files Included

This submission includes the relevant project files, schematic, PCB layout, and supporting documentation required for the task.

Verification

The design was reviewed for:

  • Schematic connectivity

  • Power-net connectivity

  • Component and footprint assignment

  • PCB component placement

  • Routing and design-rule considerations

  • Overall correspondence between schematic and PCB layout

    Objective

The objective of this submission is to demonstrate the complete PCB design workflow using eSim from schematic capture and component selection through PCB layout and design verification.

Submitted by:
Devakumar.G

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant